University of Swaziland

Faculty of Science Department of Computer Science

Final Examination, May 2008

Title of Paper:

Computer Organisation I

Course Number:

CS241

Time Allowed:

Three (3) hours

Instruction:

Answer at least five questions. Questions carry equal marks.


You are reminded that in assessing your work, account will be taken of the accuracy of the material, of the language used and the general quality of expression, together with the layout and presentation of your answer. Remember full answers will usually define, explain and exemplify. The use of a calculator is prohibited.

Special Requirement:

Calculators are prohibited.

This examination paper should not be opened until permission has been granted by the invigilator.

<control> ::= <enable H> <enable B> <function>



function	operation							
00	H + B							
01	H + B with carry							
10	Н & В							
11	H + 1							
+ is arithmetic								

What appears on the C bus with H reg being 5_{10} and the B bus having 15_{10} when control is

- a) 0XE
- b) 013
- c) 15_{10}
- d) 8₁₆


What information is not given in the definition?

Question 2. [20]

- a) What happens when the MIR of Tanenbaum's machine contains: 042015320307_8
- b) Translate this microcode into the MIR format, and express it in base sixteen: MAR = SP = SP 1; RD

Question 3. [20]

Draw a possible pin-out diagram from this logic symbol:



Question 4. [20]

Draw the transistor circuit diagram for a 3-input OR gate.

Derive from first principles its output.

Question 5. [20]

Explain folding in PicoJava. Give the reason(s) for its being included in the design of the VM.

Question 6. [20]

Explain these terms:

- a) present and stable
- b) bus
- c) USB
- d) little endian
- e) UART

A reminder of the tables introduced during the course, defining the MIC1

Addr(9)		<u></u>	(3)	ALU (8)									C (9) M (3)										B (4)	
				shi	ALU proper								_			L		_						
address in	JMPC	JAMN	JAMZ	SIT8	SRA1	F ₀	F,	enable	enable	invert	increment	Н	OPC	TOS	CPP	Ł٧	SP	PC	MDR	MAR	write	read	fetch	one only of:
the control								H reg	8 bus	H reg	output	L												0 = MDR
store of next							_	<u> </u>	L .															1 = PC
micro-																								2 = MBR
instruction to		L					L																	3 = MBRU
be obeyed												L												4 = SP
												Γ												5 = LV
												Ι						Γ						6 = CPP
									F,	F,	ALU function	T					Γ							7 = TOS
												Г												8 = OPC
									0	0	Hreg and Bbus	I						Г						9 - 15 undefine
							Γ		0	1	Hreg or Bbus	_												
what appears	F	F ₁	enable I/P	enable I/P	invert I/P	force carry t	Г	1	1	0	not(Bbus)	t												
on o/p of ALU			from H reg	from B bus	from H reg	LSbit of O/P	Г		1	1	Hreg + Bbus	t				Τ								
							Г					T												
Hreg	0	1	1	0	0	0	Г	T				T				Τ		1		\vdash				
Bbus	0	1	0	1	0	0	T					T			<u> </u>	Г		Г		1-				
not(H)	0	1	1	0	1	0	T					T	1	1			-							
not(Bbus)	1	0	1	1	0	0	Г	1		-		T			\vdash	1	\vdash	-						
H + Bbus	1	1	1	1	0	0	Г	\vdash				Ť				T		1						
H + Bbus + 1	1	1	1	1	0	1	T	1				Ť			_	T	_	Г						
H+1	1	1	1	0	0	1	T		1	-		T						_			1			
Bbus + 1	1	1	0	1	0	1	Г					T				Т		\vdash						
Bbus - H	1	1	1	1	1	1	T	1	1			Ť	\top	T-	T									
Bbus - 1	1	1	0	1	1	0	r					T	T											
- H	1	1	1	0	1	1	r	1	 			T	1	 	-	T	-	1			-		_	
H and Bbus	0	0	1	1	0	0	T	 	1			t	_			\vdash	-			1	-		_	1
HorBbus	0	1	1	1	0	0	t	 	†			t	1	-		†	_	\vdash	<u> </u>	1	-		_	· · · · · ·
0	0	1	0	0	0	0	t					t	1		-	+	-	\vdash		_	-			
1	0	1	0	0	0	1	t	_	1		"	+	\vdash	\vdash	1-	+	\vdash	-	-	-	-		_	
	0	1	0	0	1	0	t	+	+ -	-		+	1	-	-	+	-	\vdash		\vdash				