University of Swaziland

Faculty of Science Department of Computer Science

Final Examination, 2006/07

Title of Paper:

Computer Organisation I

Course Number:

CS241

Time Allowed:

Three (3) hours

Instruction:

Answer all questions. Questions carry equal marks.

You are reminded that in assessing your work, account will be taken of the accuracy of the material, of the language used and the general quality of expression, together with the layout and presentation of your answer. Remember full answers will usually define, explain and exemplify.

Special Requirement:

Calculators are prohibited.

This examination paper should not be opened until permission has been granted by the invigilator.

Question 1.


Referring to figure 1,

a) Give the micro-code that is executed when the MIR of Tanenbaum's Mic1 subset of JVM contains:

b) Translate the following micro-code into the bits of the MIR and write the answer in octal. MAR = SP = SP - 1; read

Question 2.

The following defines an arithmetic and logical unit:



A_1	A ₂	F
0	0	$I_1 + (I_2 OR I_3)$
0	1	I ₂ AND I ₃ OR I ₂
1	0	$I_3 + I_2 - I_1$
1	1	$I_1 + I_2 + I_3$
		+ and - are arithmetic

a) What is the output when:


	I_1	I_2	I_3	A_1	A ₂
i)	1	0	1	1	0
ii)	1	0	1	0	0
iii)	0	1	1	0	1

b) When:

$$I_1 = I_2 = I_3 = A_1 = A_2 = 1$$
 what happens?

Question 3.

- a) Differentiate between the environment variables CLASSPATH and PATH.
- b) What is an applet?
- c) From this diagram alone, describe the operation of the chip.



- d) What is anonymous FTP?
- e)Describe at least two methods that manufacturers use to identify which way round to put connectors onto their ribbon cables.

Question 4.

- a) Express -20₁₀ in binary.
- b) Convert 2469₁₀ into hexadecimal.
- c) Convert 129₁₆ to octal.
- d) In what circumstances would you choose Java and not JVM to write a program?

Question 5.

- a) Show how the AND logic function can be implemented using transistors. Explain all the components.
- b) How do you implement a two input OR gate using NAND gates only? (How do you know it works?)

Addr(9)		J	(3)	ALU (8)							Τ				C (C (9)					M (3)	B (4)	
			shifter			ALU proper				I					I					Γ				
address in	JMPC	JAMN	JAMZ	SIT8	SRA1	F ₆	F,		$\overline{}$		Increment	Н	OPC	TOS	CPP	LV	SP	PC	MDR	MAR	write	read	fetch	one only of:
the control								H reg	B bus	H reg	output	Τ						Г						0 = MDR
store of next								1										Γ						1=PC
micro-												T												2 = MBR
instruction to												Ι												3 = MBRU
be obeyed									T			Ι												4=5P
														Ι		Γ								S=LV
												Ι												6 = CPP
									F,	F,	ALU function	1												7 = TOS
												I												8 = OPC
									0	0	Hreg and Bbu	1				L	L							9 - 15 undefine
	L								0	1	Hreg or Bbus					L								
what appears	F ₀	F,	enable I/P	enable VP	invert VP	force carry t			1	0	not(Bbus)	I												
on o/p of ALU			from H reg	from B bus	from H reg	LSbit of O/P			1	1	Hreg + Bbus	I												
												I												
Hreg	0	1	1	0	0	0																		
Bbus	0	1	0	1	0	0	L					I				L								
not(H)	0	1	1	0	1	0																		
not(Bbus)	1	0	1	1	0	0						1	L				L							
H + Bbus	1	1	1	1	0	0	L							_		L	L	L						
H + Bbus + 1	1	1	1	1	0	1	L		L							L			_					
H+1	1	1	1	, 0	0	1	L					⊥				L	L					<u> </u>		
Bbus + 1	1	1	0	1	0	1	L				1	\perp				1					<u> </u>			
Bbus - H	1	1	1	1	1	1							L			L					L	<u></u>		
Bbus - 1	1	1	0	1	1	0					<u> </u>										<u> </u>			
-н	1	1	1	0	1	1	L					I	L	L.		L								
H and Bbus	0	0	1	1	0	0		L				Ι												
H or Bbus	0	1	1	1	0	0						I												
0	0	1	0	0	0	0																		
1	0	1	0	0	0	1						I												
-1	0	1	0	0	1	0	Г					T												

Figure 1: A reminder of the tables introduced during the course, defining the MIC1.

End of examination paper.