# UNIVERSITY OF SWAZILAND SUPPLEMENTARY EXAMINATION 2005

Title of paper: INTRODUCTION TO LOGIC

Course number: CS235

Time allowed: Three (3) hours

Instructions: Answer any five (5) of the seven (7) questions.

This examination paper should not be opened until permission has been granted by the invigilator.

(a) Consider the equivalence:

$$\neg P \land \neg Q \land \neg R \equiv \neg (P \lor Q \lor R)$$

(i) Prove the correctness of the equivalence by truth table.

[7]

(ii) State the dual of the equivalence.

[3]

(b) Consider the proposition:

(i) Prove by truth table that the proposition is contingent.

[8]

(ii) How many models satisfy the proposition?

[2]

### **Question 2**

(a) State the *overlap* law of equivalence.

[2]

(b) Prove the correctness of the overlap law using other laws of equivalence.

[4]

(c) Simplify the following propositions using laws of equivalence:

(i) 
$$A \wedge (A \Rightarrow B) \vee C$$

[6]

(ii)  $(A \lor T) \land (A \lor B) \Leftrightarrow C \lor \neg (D \Rightarrow C)$ 

[8]

Verify the following by natural deduction:

(a) 
$$C$$

$$A \Leftrightarrow B \Rightarrow C$$

$$A$$

[6]

(b) 
$$(A \lor C) \land (B \lor C)$$
  
 $\frac{\neg (C \lor D)}{B}$ 

[6]

(c) 
$$A \wedge B \Rightarrow \ ^{\sim}C$$
  
 $C \Leftrightarrow B \Rightarrow D$   
 $B \wedge C$   
 $A \wedge D$ 

[8]

### **Question 4**

(a) Minimize the following Boolean function using a Karnaugh map:

$$f(a, b, c, d) = abc + \overline{a.b.d} + \overline{abcd} + \overline{ab.c.d}$$

Assume that the following 2 are impossible inputs:

[10]

(b) Draw a circuit that implements the minimized expression given in the answer to part (b). Use only NAND gates in the circuit.

[10]

(a) Distinguish between combinational and sequential logic circuits.

[2]

(b) Draw a complete circuit diagram of an RS-latch, showing all logic gates contained in the device.

[6]

(c) Describe how RS-latches may be used to construct a JK-flip-flop.

[6]

(d) Describe how the values stored within a JK-flip-flop will vary in response to input from a clock.

[6]

#### Question 6

Design a logic circuit that will take input from a clock and produce output in the form of a repeating sequence of integers from 16 down to 1 as follows: 16, 15, 14, ..., 3, 2, 1, 16, 15, 14, ..., 3, 2, 1, 16, ...

The outputs of the circuit must be labelled S0, S1, S2, S3 and S4, each corresponding to one of the 5 binary digits of the output integer, starting from the least significant (or rightmost) digit, S0, and progressing to the most significant (or leftmost) digit, S4.

[20]

(a) Copy the following predicates and circle each occurrence of a *bound* variable:

$$A(x) \wedge \exists x (B(y)) \wedge \forall x (C(x))$$

$$\forall w (\forall x (P(w, x) \wedge \exists y (\exists z (Q(x, y)))) \wedge R(w, x))$$
[6]

(b) Rewrite the following predicate such that <u>all</u> variables are *universally* quantified:

$$\neg \forall x \big(\exists y \big(P(x, y) \Rightarrow Q(x, y) \land \exists z \big(Q(y, z)\big)\big)\big)$$
[6]

(c) Give a model of the first predicate that is <u>also</u> a model of the second predicate:

$$\forall x \big( P(x) \land Q(x) \Rightarrow R(x) \big)$$

$$\exists x \big( \neg P(x) \land \neg Q(x) \land \neg R(x) \big)$$

[8]